ABSTRACT This paper analyzes the unique nonlinear characteristics of a high-speed drive circuit for proportional solenoid, i.e., the inverse discharging drive circuit (IDDC), which has a faster discharging speed than a traditional drive circuit. The experimental results clearly show the piecewise nonlinear relationship between the current and the pulse-width modulation (PWM) duty ratio of the control signal of the IDDC. The mathematical model of the IDDC working processes in one PWM period is constructed in detail to analyze the IDDC nonlinear characteristics. The computational equations of the significant nonlinear features, including the critical PWM duty ratio, the steady-state current, the amplitude of the current oscillation, and the response time of the circuit, are deduced through algebraic analyses, which are verified by a comparison between the experimental and calculated results. These analyses aid the design and control of a solenoid drive circuit for a hydraulic proportional valve. Finally, a modified PI controller that considers the nonlinear characteristics of the IDDC is designed, and the experimental results show that the designed controller significantly improves the response speed of the solenoid current.
I. INTRODUCTION
Hydraulic proportional valves are widely used in electro-hydraulic systems involving high-precision proportional control systems [1] . A proportional solenoid is the most important electro-mechanical converter for hydraulic proportional valves, which uses a PWM signal drive circuit that controls the solenoid current. Two different drive circuits are widely used. One is the classical direct discharging drive circuit (DDDC), and the other one is the inverse discharging drive circuit (IDDC), as shown in Fig. 1 , where the solenoid is simplified as the equivalent resistor R L and an inductance L in series. In the DDDC, the flywheel diode D 2 for current discharging is directly connected to the solenoid in parallel. In IDDC, the flywheel diodes D 2 and D 4 for current discharging are connected with the power terminal. The special structure of the IDDC renders the current discharging speed much faster, which results in a higher response speed of the valve spool and improves the performance of the valve [2] , [3] .
The studies to improve the proportional valves control performance have always been based on establishing the mathematical model of the valve. The valve model contains an electromagnetic model of the solenoid, the fluiddynamic model and the mechanical model [4] - [9] . In these models, scholars consider the hysteresis of the solenoid and the inductance, which changes with displacement and current [10] , [11] and the dead zone of the valve spool [12] - [14] . These studies seldom mention the drive circuit of the valve because they assume that the drive circuit dynamics are much faster than the dynamics of the overall valve. However, this circuit should not be ignored for improving the response speed of valve, especially high speed valves. In addition, this paper focuses on the detailed modeling and analyses of the IDDC, and its effect on the control performance of the proportional solenoid. The studies to improve solenoid control performance can be divided into two parts.
The first part focuses on the control method of the solenoid. Lim et al. [15] used a dual rate cascade control method to convert a switching solenoid into a proportional actuator. Liu et al. [16] and Kang and Liaw [17] optimized the parameters of the PWM signal for solenoid control. Amirante et al. [18] combined the different forms of a drive signal for energy saving. Topçu et al. [19] employed the switching input and holding input methods for a quick response and energy saving. Shen and Wang [20] employed a compensation network to adjust the amplitude of the current chatter of the driving circuit. Xu et al. [21] pointed out that the control of the dither current can efficiently reduce the hysteresis effect of the solenoid valve. In these studies, the solenoids are driven by the DDDC whose current characteristics are proportional to the PWM duty ratio.
The second part focuses on the drive circuits of the solenoid. These drive circuits can be divided in to three categories. The first category applies an inverse voltage to improve the discharging speed of the solenoid when power is removed. This kind of drive circuit includes the IDDC whose inverse voltage is introduced by a combination of diodes and capacitors, and the drive circuits that apply a Zener diode placed in series with the flywheel diode to introduced an inverse voltage [22] - [24] .
The second category applies multiple supply powers to guarantee an enhanced response time and low power consumption. This kind of circuit initially supplies a higher actuation voltage for a brief period of time to improve the response speed and then switches to a lower voltage to maintain the solenoid in an energized state for an extended time to decrease the power consumption [23] - [25] .
The third category applies special circuit designs to improve the response time or increase the power consumption. Kajima and Kawamura [10] focused on the electrical circuits for the purpose of energizing the solenoid valve, and developed a pre-energize method, which was highly effective in speeding up the operation of the solenoid valves. Fuhao et al. [26] presented a bi-state modulation method and a half-bridge power drive circuit for a high-speed on/off solenoid valve, which improved the current step response. Kong and Li [27] used parallel coils to energize the solenoid valve, which provided enough force and decreased the switching time of the valve. Kim and Kim [28] designed a power saving circuit with a combination of an additional resistor and a triode, which greatly improved the efficiency by providing an optimal current according to mechanical load. Sheng-Nian et al. [29] used a soft-switching drive circuit in a high speed solenoid valve, which greatly reduced switching device losses and switching noise.
These drive circuit studies have focused on the on/off characteristics of the circuits but hardly involve the analyses of the proportional control performance of the drive circuit controlled by the PWM signal, especially the IDDC whose relationship between the solenoid current and PWM duty ratio are not the same as the DDDC. In the previous paper [30] , it is point out that the IDDC relationship between the solenoid current and the PWM duty ratio is nonlinear, and a solenoid current controller considering the nonlinearity is proposed to eliminate the zero lag by adding an offset PWM duty radio. In this paper, the reasons for this nonlinearity and the characteristics of the IDDC controlled by the PWM signal are analyzed mathematically in more details. The mathematical model, which is improved compared with the simplified drive model of the previous paper, is established based on the more detailed IDDC working processes in one PWM period. The computational equations of the significant nonlinear features including the critical PWM duty ratio, the steadystate current, the amplitude of the current oscillation, and the response time of the circuit are deduced through algebraic analyses. These analyses can aid the design of solenoid drive circuit and the modeling of the hydraulic proportional valve. What's more, the current controller is improved from the previous simplified way by adding an offset PWM duty ratio to consider the whole nonlinearity of IDDC.
The remainder of this paper is organized as follows. Firstly, the unique nonlinear relationship between the current and the pulse-width modulation (PWM) duty ratio of the IDDC is pointed out based on experiment results in Section II. Then we establish the mathematical model of the IDDC based on the working processes in one PWM period to explain and simulate the IDDC nonlinear phenomena in Section III. Next, based on the state equations of the mathematical model, we analyze the nonlinear characteristics of the IDDC deeply in an algebraic way, and the corresponding equations for calculating the IDDC characteristic parameters are deduced in Section IV. Finally, to verify the necessity of analyzing the nonlinear characteristics of the IDDC, comparative experiments of the PI current controllers considering the nonlinearity are carried out in Section V. And several conclusions are presented in Section VI.
II. NONLINEAR CHARACTERISTICS OF THE IDDC
The test facility used to investigate the IDDC characteristics is shown in Fig. 2 . A computer records the experimental data and compiles the program. The J-link downloads the program into the valve controller. The data acquisition card collects the PWM signal data and the voltage data of solenoid, and its sample frequency is 100 kHz. The oscilloscope monitors the related parameters of the experiment. The power supplier supplies electrical power to the valve controller and the drive circuit, and its upper limit of supply current is 4.8 A. The proportional solenoid used in the experiments is fixed in a certain position by the experiment setup to guarantee that the solenoid inductance is not affected by solenoid electromagnetic interactions.
With the test facility, the curves of the solenoid steady-state current vs. the input PWM duty ratio (D) at different PWM frequencies are obtained. The curves are nonlinear, as shown in Fig. 3 . First, the current is saturated when the input PWM duty ratio is close to 100%. The saturation is caused by a limitation of the current supply. Second, the curves keep the same nonlinear characteristics, but shift to the left as the PWM signal frequency (F) increases. Furthermore, an interesting phenomenon is worth noting, i.e., there is a turning point of each curve as the PWM duty ratio increases. In this paper, the PWM duty ratio of the turning point is referred to as the critical PWM duty ratio D 0 . When D < D 0 , the steady-state current of the IDDC is only a few mA, and its slope is small. When D > D 0 , the steady-state current of the IDDC shows a linear relationship to the PWM duty ratio of the control signal, and its slope is greater. In Fig. 4 , the inlet and outlet voltages of the solenoid in one PWM period are useful to comprehend the shifting of the curves and the critical PWM duty ratio D 0 . There is a time delay from the moment of the PWM signal falling edge to the moment that the inlet voltage of the solenoid switches to a low level. This delay means that the actual PWM duty ratio is higher than the input PWM duty ratio of the control signal. Since this time delay is mostly a constant value due to the drive circuit hardware, the steady-state current curves shift to the left as the PWM signal frequency increases. What's more, the voltage attenuates when D < D 0 , as shown in Fig. 4(a) .
The experimental current step responses of the IDDC at different PWM duty ratios with 2000Hz PWM frequency are shown in Fig. 5 . When D > D 0 , the current is in the steadystate as the current increment equals to the current decrement in one PWM period, as shown in Fig. 5 (a) . And the current is in the rising-state as the current increment is more than the current decrement in one PWM period, as shown in Fig. 5 
(b).
When D < D 0 , the steady-state current of the IDDC is only a few mA, since the time as the PWM signal is at a low level is long enough to let the current fall to zero in one PWM period, as show in Fig. 5 (c). These solenoid current VOLUME 6, 2018 In the following section of this paper, we will investigate these characteristics and experimental phenomena in a mathematical way, which is based on the analysis of the IDDC working processes in one PWM period.
III. MATHEMATICAL MODEL OF THE IDDC AND SIMULATION

A. IDDC PARAMETERS AND SIMPLIFYING ASSUMPTIONS
The circuit schematic of the IDDC is shown in Fig. 1 , where the solenoid (Anyang Kaidi GP37) can be simplified as an inductance L and a resistor R L in series [7] . The proportional control of the solenoid current is realized by adjusting the PWM signal duty ratio. The IDDC working processes can be divided into the charging processes and the discharging processes as the PWM signal level changes. When the PWM signal is at a high level, the IDDC works during the charging processes. The photocoupler P 1 (TOSHIBA TLP521-1) and the MOSFET's Q 1 (FAIRCHILD FQD17P06) and Q 2 (FAIRCHILD RFD16N06) are ON. In this case, the solenoid is charged by the power supply with a voltage U s , and the current flows through D 1 , Q 1 , R L , L, and Q 2 . When the PWM signal is at a low level, the IDDC works during the discharging processes. The photocoupler P 1 and the MOSFET's Q 1 and Q 2 are OFF. The current is discharged through the diodes To analyze the circuit, the photocoupler, the diodes, and the MOSFETs are simplified. When the PWM signal is at a high level, the photocoupler and the MOSFETs are ON. In this case, the MOSFETs are equivalent to resistors. The diodes are equivalent to the resistors when the voltage is forward and equivalent to a high impedance state when the voltage is reversed. Considering the electromagnetic interaction of the solenoid, especially the equivalent inductance of the solenoid changing with different positions of the plunger [6] , the solenoid inductance L can be calculated by [31] 
where N is the number of coil turns of the solenoid; µ c and µ 0 are the permeability of the core and air, respectively; A e is the effective cross-sectional area of the flux path; and l c and l g are the length of magnetic circuit inside the solenoid core and in the air gaps, respectively. Because the proportional solenoid used in the experiments is fixed in a certain position, which means that l g is not changed, then the inductance of the solenoid is only affected by the permeability of the core µ c . The parameter µ c is nonlinear due to the hysteresis of the ferromagnet, which is significantly affected by the current of the solenoid. Then, the nonlinearity of inductance is expressed by
where i L is the solenoid current; i s is the steady-state current in a fixed PWM duty ratio; L max is the inductance when the solenoid current is at a steady-state; L min is the inductance when the solenoid current is rising and has not reach the steady-state current; and k 1 and k 2 are the correction coefficients. This equation renders the solenoid inductance L be approximately L min when the solenoid current does not reach the steady-state current, and makes L be approximately L max when the solenoid current is near the steady-state current. The corresponding parameters are listed in TABLE 1. When the frequency of the PWM signal is at a several kHz level, the time delay of the photocoupler P 1 and MOSFET's Q 1 and Q 2 will produce an actual PWM duty ratio higher than the input PWM duty ratio in experiments, as shown in Fig. 4 . The actual PWM duty ratio reflects the ON/OFF time of the solenoid drive circuit, and the input PWM duty ratio is the input signal of the photocoupler. In the simulation, the PWM signal of the mathematical model exactly reflects the ON/OFF time of the solenoid drive circuit, and the time delay of the electrical elements, which causes a shift in the PWM duty ratio, is added to the input PWM duty ratio. The related parameters of the time delay are shown in TABLE 2 according to the electrical element datasheet. In addition, the shift in the PWM duty ratio D shift can be determined by D shift = t delay F = (t s + t OFF − t ON )F, which means that the actual PWM duty ratio is always 7.4% higher than the input PWM duty ratio when F = 2000 Hz. Notably, there may be some deviation in this D shift due to the time delay drift of the photocoupler and MOSFETs. This time delay of the electrical element causes a control dead zone of the actual PWM duty ratio, but the existence of D 0 in the IDDC can avoid this effect on the current controller.
B. MATHEMATICAL MODEL OF THE IDDC WORKING PROCESSES AND SIMULATION RESULTS
The mathematical model of the circuit working processes is useful for understanding the IDDC characteristics. The processes can be described as six equivalent circuits in one period of the PWM signal, as shown in Fig. 6 . The notations in Fig. 6 are listed in TABLE 1. The equivalent circuits (a), (b), and (c) represent the working processes when the PWM signal is at a high level, and the equivalent circuits (d), (e), and (f) represent the working processes when the PWM signal is at a low level. The corresponding mathematical models of the six working processes are described below.
Process (a):
When the PWM signal is at a high level, the MOSFETs are ON. The voltages U C1 and U C2 of capacitors C 1 and C 2 are zero initially. The major current of the IDDC flows through D 1 , Q 1 , R L , L, Q 2 , and lastly to ground, and a part of the current is charged into the capacitors C 1 and C 2 , as shown in Fig. 6 (a) . According to Kirchhoff's law, this working process can be described by
where i L is the current flowing through the solenoid.
Process (b):
When the charging process of capacitor C 1 is completed, the current only flows through D 1 , Q 1 , R L , L, Q 2 , and lastly to ground, as shown in Fig. 6 (b) . According to Kirchhoff's law this working process can be described by
For the working process (b), solving (4), the solution of i L is
where
is the total resistance of the process (b) and the initial condition is i L (0) = 0.
Process (c):
When U C1 > U s , the equivalent circuit diagram is shown in Fig. 6 (c) . Then, the mathematical model of this working process is
Process (d):
When the PWM signal is at a low level, the MOSFETs are OFF. The energy stored in the solenoid will be charged into the capacitors C 1 and C 2 until the voltage of capacitor C 1 is higher than the outlet voltage of the solenoid. In this case, the major current flows through D 3 , R L , L, D 2 and is charged into C1 at last. The remaining current is charged into C 2 . The equivalent circuit diagram is shown in Fig. 6(d) , where this VOLUME 6, 2018 working process can be described by
Process (e): When U s > U C2 > U C1 , the energy stored in the solenoid is only charged into C 1 . The equivalent circuit diagram is shown in Fig. 6(e) , where this working process can be described by
is the initial solenoid current in the working process (e); U 0 is the initial voltage of capacitor C 1 ; and R 5 = R D2 + R D3 + R L is the total resistance of the process (e).
According to the electrical parameters in TABLE 1, the working process (5) is an underdamped RLC circuit. In this case, C 2 1 R 2 5 − 4C 1 L < 0; thus, ω is a pure imaginary number defined as ω = βi, and i L can be calculated by
Process (f):
When the charging current equals zero, the charging process of the capacitor is completed. The remaining energy will oscillate in the circuit. The equivalent circuit diagram is shown in Fig. 6 (f) , where this working process can be described by
where C is the equivalent capacitor of the oscillating circuit; R is the equivalent resistor; and U is the voltage between the inlet and outlet of the solenoid. Solving (11), the solution of i L follows the same form as (10) . However, according to the electrical parameters, the equivalent resistor is very high, and the equivalent parasitic capacitor is very small. Therefore, the working process (f) is an overdamped RLC circuit in this case Based on the mathematical model of the IDDC, the simulation model of the drive circuit is constructed. The simulate program is written in the MATLAB Script environment. The ODE45 function with 1e-6s step time and conditional program control are used to simulate the state equations of the mathematical model. The simulated current step responses at the frequency of 2000 Hz with different PWM duty ratios are shown in Fig. 7 . The results of the experiments and simulations show that the IDDC has a high current discharging speed. The consistency of the simulated and experimental current step responses verifies the correctness of the mathematical model. The differences between the simulated and experimental current step responses are due to the simplification of the electrical parameters, especially the equivalent inductance of the solenoid which changes due to hysteresis.
IV. ALGEBRAIC ANALYSES OF THE NONLINEAR CHARACTERISTICS OF THE IDDC
We can more accurately learn the circuit characteristics by analyzing the functions of the circuit working processes in an algebraic way.
A. CRITICAL PWM DUTY RATIO
To obtain an analytical method to solve the critical duty ratio D 0 , it is useful to zoom in on a few PWM periods to observe the current variation in the solenoid with the PWM duty ratios D < D 0 . In this case, ignoring the infrequent working processes (a), (c), and (d), the working processes contain (b), (e) and (f), as shown in Fig. 8 (a) . As shown in Fig. 4 , there is a voltage attenuation when D < D 0 . The attenuation occurs because the circuit works during the process (f) when the PWM signal is at a low level. In this case, during one PWM period, the time when the PWM signal is at a low level is long enough for the charging current of the working process (b) to decline to zero as the circuit works during the process (e). After the current declines to zero, the voltage of the solenoid attenuates as the circuit works during the process (f) in the remaining time of the PWM period. Thus, the steady-state current of the IDDC is only a few mA. As the PWM duty ratio increases to the critical value D 0 , the increment in the charging current during the working process (b) is equal to the decrement in the discharging current during the working process (e) in one PWM period. In addition, there is no extra time for the circuit to work during process (f); thus, the voltage attenuation disappears.
Equations (5) and (10) can be used to calculate the critical PWM duty ratio D 0 . As shown in Fig. 8 (a) , an increment in the charging current during the working process (b) is equal to the decrement in the discharging current during the working process (e) as the PWM duty ratio increases to the critical value D 0 . Thus, D 0 satisfies
where i up is the maximum current of the solenoid when the PWM signal is at the falling edge during one PWM period and T is the cycle time of the PWM signal. To obtain the input critical PWM duty ratio D 0 of the input PWM signal, the real D shift should be subtracted.
A simpler calculated equation for D 0 can be deduced, as shown below. The derivations of Equations (5) and (10) 
As the frequency of the PWM signal is high, the cycle time of the PWM signal is short enough to calculate the current by
With the same analysis method as (12) and the condition that
Solving (17), D 0 is
According to (18) , the value D 0 is affected by the relative size between U 0 and U s . In addition, in the actual working state, the circuit is always activated, thus the capacitor has enough time to charge to the voltage that U 0 = U s , and D 0 is approximately 50%. Since the frequency of the PWM signal has little influence on the actual critical PWM D 0 according to (18) , the real time delay t delay of the electrical elements can be deduced based on the experimental steady-state current of solenoid with two different frequency PWM signals,
where F 1 and F 2 are different frequencies of the PWM signal; D 01 and D 02 are the input critical PWM duty ratios at the corresponding frequencies; and D shift1 and D shift2 represent the shift in the PWM duty ratios at the corresponding frequencies. According to the experimental results of Fig. 3 , the input critical PWM duty ratios D 01 and D 02 of the solenoid steadystate current at frequencies F 1 =1500 Hz and F 2 =5000 Hz are 40% and 26%, respectively. Thus, the real time delay t delay is 40 µs calculated by (19) . The real time delay is longer than the parameters of the TABLE 2 according to the datasheet of the electrical element. This longer delay may be because of electrical element degradation. In addition, the real shift in the PWM duty ratio at a frequency 2000 Hz is modified to 8%. VOLUME 6, 2018
B. STEADY-STATE CURRENT AND ITS OSCILLATION AMPLITUDE OF THE IDDC
Two states can be considered to calculate the steady-state current i c of the IDDC. First, when D < D 0 , the current is a few mA. The parameter i c can be calculated by
where i up is calculated by (12) . Second, when D > D 0 , as the time of step response increases, the increment in the charging current is equal to the decrement in the discharging current in one PWM period. Thus, the steady-state current i c is achieved (Fig. 8 (b) ), which satisfies Equations (21), (22) . In the equations, i 0 , i up and t 0 are unknown parameters, where i 0 is the current when the PWM signal is at the rising edge and i up is the current when the PWM signal is at the falling edge as shown in Fig. 8(b) . The parameter t 0 is the corresponding time of i 0 when the circuit works in only process (b).
The steady-state current of the solenoid calculated by (20) , (21) , and (22) are shown in Fig. 9 (a) . The black dashed curve of the current is calculated by the equations, in which the time delay of the electrical elements is not considered. The black solid curve of the simulated current is shifted to left by 8% PWM duty ratio considering the time delay of the electrical elements, which is consistent with the experimental steady-state current except the saturation caused by the power supplier.
In the case of the high frequency PWM signals, the equations calculating the steady-state current can be simplified by
Solving (23), we can obtain When U 0 = U s , R 5 = R 2 = R, we can obtain
As we have analyzed the steady-state current of the IDDC, its oscillation amplitude ican be calculated by i = i up −i 0 , where i 0 and i up can be gotten by (21) , and the result is shown in Fig. 9 (b) .
In the case of high-frequency PWM signals, i can also be calculated by
As shown in Fig. 9 (b) , the current oscillation amplitude increases as the PWM frequency decreases, and varies with the PWM duty ratio. This result can also be concluded from (28) . The current oscillation amplitude affects the energy consumption of the IDDC in one PWM period, which can be calculated by
Simplifying (29), we obtain
According to (30) , the increment in the PWM frequency can decrease the energy consumption.
C. DISCRETE AND CONTINUOUS STATE EQUATION OF THE IDDC CURRENT
To obtain the discrete and continuous state equation of the IDDC current when D > D 0 , it is useful to analyze the working processes (b) and (e) in one PWM period. Assuming that the voltages of the capacitors C 1 and C 2 are charged to the level of the power supply, and according to (4) , the derivative of the current in process (b) is
In the case of a high frequency PWM signal, according to (16) , the discrete state equation of the IDDC current is
where i k is the current of the solenoid at the rising edge of a PWM signal. When R 5 = R 2 = R, we can obtain
Additionally, ignoring the high-order term of T , the discrete state equation of the current can be simplified as
Based on the discrete state equation of the current, the continuous state equation of the IDDC current can be deduced by di/dt = (i k+1 − i k )/T . In the case of
The simplified equation when ignoring the term of T is
Let (36) equal to zero, Eq. (26) calculating the IDDC steady-state current can be got.
D. RISING TIME AND FALLING TIME OF THE IDDC CURRENT STEP RESPONSE
According to the continuous state equation of the IDDC current, the rising time of the IDDC current step response in a certain steady-state current i 0 can be estimated. The following deduced process is in the case of R 5 = R 2 = R and ignore the term of T .
The current of the solenoid in a fixed duty ratio can be calculated according to (36) as
Then, the time when the current of the solenoid rises to i m can be calculated by
The duty ratio of the IDDC at a certain steady-state current i 0 can be calculated according to (26) as
Substituting (39) into (38), the time when the current increases to i m is
If we define the rising time as the current i m increase to 90% of i 0 , then it can be calculated by
Additionally, the rising time of the DDDC can be also deduced in the similar method, and can be calculated by
Substituting the relative parameters L = 85 mH, R = 3.3 , U s = 24 V, the rising times of the IDDC and the DDDC in the case of i 0 = 2 A are 50.7 ms and 59.3 ms respectively.
The falling time of the current step response of the IDDC can be analyzed as below. The current discharging working process (e) of the IDDC is an underdamped RLC circuit, while the current discharging working process of the DDDC is an RL circuit, as shown in Fig. 10 . The falling time of the IDDC is the first time when the oscillating current of the RLC circuit reaches zero, while the falling time of the DDDC is the time when the current attenuates to zero. Thus, the falling time of the IDDC is shorter than the DDDC. The specific values of falling time can be calculated mathematically.
The current at the falling moment of the DDDC satisfies
where R = R D2 +R L and i L0 is the initial current of the circuit at the current discharging working processes. If the current decreases to e −3 (≈5%) of the steady-state current, the falling time t down of the DDDC is
Substituting the relative parameters, t down = 77.3 ms. The current at the falling moment of the IDDC satisfies
We can conclude that the falling time of the IDDC is longer than the falling time of the assumptive current with the initial slope and is shorter than the 1/4 cycle of the current calculated by (45), which satisfies i 0 3 2
Substituting the relative parameters when i 0 = 2 A, we get 5 ms < t down < 13.8 ms. According to (46), decreasing the value of the capacitor C 1 appropriately can improve the response speed of the IDDC.
V. PI CURRENT CONTROLLER DESIGN WITH THE IDDC INVERSE STEADY-STATE CURRENT NONLINEARITY INTEGRATED A. DESIGN OF PI CURRENT CONTROLLER
To verify the necessity of analyzing the nonlinear characteristics of the IDDC, comparative experiments of the PI current controllers considering the nonlinearity were carried out. To simplify the design of the controller, the IDDC and the proportional solenoid are simplified as an RL circuit driven by voltage U L . The PI current controller can be designed based on this simplification, and the input U L can be calculated by the controller. Then, the input PWM duty ratio D for the current control can be calculated according to U L . The relationshipf (D) between U L and D depends on the current characteristic of the drive circuit as shown in (47), where i f is the steady-state current of the solenoid when D = 100%. The PI current controller with the PWM signal input can be designed, as shown in Fig. 11 , where f −1 (U L ) is the inverse function of f (D).
The classical current controller considers that the current is proportional to the PWM duty ratio as
However, the IDDC characteristic of current vs. PWM duty ratio is nonlinear, so a better current controller can be designed when the nonlinearity is considered. The nonlinear characteristic i(D) can be written as (49), where i D0 is the solenoid steady-state current when
And f −1 (U L ) can be written as
which is the IDDC inverse steady-state current nonlinearity control law integrated in the PI current controller.
B. THE EXPERIMENTAL RESULTS
Fig . 12 shows the current tracking results of the PI controllers with and without the nonlinear characteristic. The parameters of the PI controllers are adjusted by the Ziegler Nichols tuning procedure initially and manually optimized later. In the experiment, the proportional gain and integral gain of the PI controller with the IDDC nonlinearity are 20.8 and 2.12 respectively, and those of the PI controller without the nonlinearity are 24.2 and 2.45, respectively in the case that current unit is in mA and 100% PWM duty ratio is equivalent to 10000. The controllers are implemented in an ARM processor based MCU with a cycle time of 120 µs.
As shown in Fig. 12 , the response time is shorter when the PI controller considers the nonlinear characteristic. This behavior is because the controller compensates for the IDDC nonlinearity. This compensation causes the controller output PWM duty ratio to step over the segment in which the corresponding steady-state current is as small as D < D 0 ; thus, the current increases more rapidly.
VI. CONCLUSION
This paper analyzes the nonlinear characteristics of the IDDC for the proportional solenoid. The mathematical models of the working processes of the circuit are constructed, which helped to understand the principles of the IDDC nonlinear characteristics in detail and improve the control performance of the solenoid controller. The following conclusions are reached.
(1) The calculation equation of the critical PWM duty ratio D 0 that is crucial for the nonlinear relationship between the steady-state current and the PWM duty ratio (D) of the IDDC is established. When D < D 0 , the current of the solenoid is only a few mA which is too small to push the core of solenoid. When D > D 0 , the current has a linear relationship with the PWM duty ratio of the controlling signal. The left shift in D 0 with an increasing PWM frequency is due to the time delay of the photocouplers and MOSFETs.
(2) The computational equations of the steady-state current of the solenoid and the amplitude of the current oscillation are deduced and verified by the comparisons between experimental and calculated data. Moreover, the high PWM frequency helps to decrease the amplitude of the current oscillation and energy consumption of the IDDC.
(3) The computational equations of the rising time and falling time corresponding to the DDDC and the IDDC are deduced, which helps to reveal the reason why the IDDC has a faster response speed than the DDDC. This reason is because that the current discharging working process of the IDDC is an under-damped RLC circuit, while that of the DDDC is an RL circuit. In addition, it is pointed out that the value of the capacitor C 1 is the key parameter for determining the falling time of the IDDC.
(4) The PI current controller, which considers the nonlinear characteristics of the IDDC, has a much faster response speed than a traditional PI controller.
